VHDL Interface Format. Intermediate language used by the

Vantage VHDL compiler. "A VHDL Compiler Based on Attribute

Grammar Methodology", R. Farrow et al, SIGPLAN NOtices

24(7):120-130 (Jul 1989).