A cache with a posted write-through policy (e.g. Intel 80386)

delays the write-back to main memory until the bus is not in

use.